These days, numerous new low power ASICs (best VLSI institutes in bangalore) applications have developed. This new market incline made the fashioner's undertaking of meeting the planning and routability necessities inside the power spending additionally difficult. One of the significant wellsprings of intensity utilization in present day incorporated circuits (ICs) is the Interconnect. In this paper, we present a novel Power and Timing-Driven worldwide Placement (PTDP) calculation. Its guideline is to wrap a business timing-driven placer with a nets weighting system to compute the nets loads dependent on their planning and power utilization. The new determined weight is utilized to drive the situation motor to put the cells associated by the basic power or timing nets near one another and subsequently lessen the parasitic capacitances of the interconnects and, by result, enhance the planning and power utilization of the structure. This methodology enhances the structure control utilization as well as the routability with just a minor effect on the planning conclusion of a couple of plans. The analyses carried on 40 modern plans of various hubs, sizes, and complexities and exhibit that the proposed calculation can accomplish critical enhancements for Quality of Results (QoR) contrasted and a business timing driven position stream. We adequately lessen the interconnect control by a normal of 11.5% that prompts an aggregate power enhancement of 5.4%, a planning enhancement of 9.4%, 13.7%, and of 3.2% in Worst Negative Slack (WNS), Total Negative Slack (TNS), and aggregate wirelength decrease, individually.